

MS-7A06-1.0 (244mm*220mm) 4Layer

1	Cover Sheet
2	Block Diagram
3	Clock/Reset Distribution
4	CPU-DMI/PEG/DDI/MISC/XDP
5	CPU-Memory
6	CPU-Power
7	CPU-GND
8	DDR3L-DIMM1/DIMM2
9	PCH-PME/SMBUS/UART/I2C/HDA
10	PCH-DMI/PCIE/USB/SATA/DDI
11	PCH-Clock/LPC/FAN/SPI/PECI
12	PCH-Power
13	PCH-GND
14	Strap
15	SIO NCT6793D
16	PCIE x16/x1 slot
17	PCIE To PCI Bridge
18	PCI Slot
19	Blank
20	M2 slot for SSD
21	HDMI
22	VGA
23	Audio-ALC662-VD
24	LAN-RTL8111GN
25	SATA3.0 /FAN
26	CPU Power-VCCSA /ATX_12V
27	CPU POWER-IMVP8-NCP81203
28	CPU Power-VCORE
29	CPU Power-VCCGT
30	CPU Power-VCCIO
31	ATX Connector / Front
32	ACPI Power
33	+VCC3 & +VCC5 /HDD Power
34	+1V0_PCH
35	DDR3L Power
36	USB Power
37	Front USB2.0/3.0
38	Rear USB2.0/3.0
39	XDP/USB Power Discharge
40	Manual & Option Parts
41	POWER MAP
42	GPIO Table
43	History

CPU:

INTEL SKYLAKE-S LGA1151
TDP:65W/35W

System Chipset:

Intel H110

VRD Power:

VRD IMVP8--NCP81203+NCP81161

Main Memory:

Dual channels DDR4 (2133MHZ) , Max :16GB (Deep Blue)

On Board Chipset:

SIO: NCT6793D

LAN--RTL8111G Giga LAN (support PXE)

Audio: RTL ALC662-VD

Flash ROM: 8M

Expansion Slots:

PCIE3.0 x16 slot *1 (Black)

PCIE2.0 x1 slot *2 (Black)

PCI slot *1 (Black)

M.2 Card *1 (For SATA SSD) Length:2280 & 2260

REAR I/O:

VGA *1 / HDMI *1/DVI*1

USB2.0 *2 / USB3.0 *2

RJ45 *1

COM Port *1


Audio Jack 3 in 1 Jack *1

Other:


SATA3.0 *3 (Deep Blue)

Buzzer *1


ME Disable:BIOS Control





Slot Sequence:
PCIE X16
PCIE X1
PCIE X1
PCI




RESET MAP








Note: Pin function corresponding to different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4


Note: Pin function corresponding to different DDR technologies
Left to right: DDR3L/LPDDR3/DDR4














Table 9-1. Functional Strap Definitions (Sheet 1 of 3)


Signal	Usage	When Sampled	Comment
SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.</p> <p>0 = Disable "Top Swap" mode. (Default)</p> <p>1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWH or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap (handled through FITC).</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. Software will not be able to clear the Top Swap bit until the system is rebooted. The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCh, bit4). This signal is in the primary well.
GSPIO_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.</p> <p>0 = Disable "No Reboot" mode.</p> <p>1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. The status of this strap is readable using the NO REBOOT bit (Chipset Configuration Registers: RCBA + Offset 3410h:Bit 5). This signal is in the primary well.
SMBALERT# / GPP_C2	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality).</p> <p>1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after RSMRST# de-asserts. This signal is in the primary well.

Table 9-1. Functional Strap Definitions (Sheet 3 of 3)

Signal	Usage	When Sampled	Comment
DDPD_CTRLDATA / GPP_I10	Display Port D Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port D is not detected.</p> <p>1 = Port D is detected.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. This signal is in the primary well.

Table 9-1. Functional Strap Definitions (Sheet 2 of 3)

Signal	Usage	When Sampled	Comment						
GSPI1_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWROK	<p>This Signal has a weak internal pull-down.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Chipset Configuration Registers: Offset 3410h:Bit 10). This strap is used in conjunction with Boot BIOS Destination Selection 0 strap.</p> <table><tr><th>Bit 10</th><th>Boot BIOS Destination</th></tr><tr><td>0</td><td>SPI</td></tr><tr><td>1</td><td>LPC</td></tr></table> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PLTRST# de-asserts.If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot.Boot BIOS Destination Select to LPC by functional strap or using Boot BIOS Destination Bit will not affect SPI accesses initiated by Intel ME or Integrated GbE LAN.This signal is in the primary well.	Bit 10	Boot BIOS Destination	0	SPI	1	LPC
Bit 10	Boot BIOS Destination								
0	SPI								
1	LPC								
SMLOALERT# / GPP_C5	eSPI or LPC	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = LPC is selected for EC.</p> <p>1 = eSPI Is selected for EC.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after RSMRST# de-asserts.This signal is in the primary well.						
HDA_SDO	Flash Descriptor Security Override	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable security measures defined in the Flash Descriptor.</p> <p>1 = Disable Flash Descriptor Security (<i>override</i>). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PLTRST# de-asserts.Asserting HDA_SDO high on the rising edge of PWROK will also halt Intel Management Engine after Chipset bring up and disable runtime Intel ME features. This is a debug mode and must not be asserted after manufacturing/debug.This signal is in the primary well.						
DDPB_CTRLDATA / GPP_I6	Display Port B Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port B is not detected.</p> <p>1 = Port B is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PLTRST# de-asserts.This signal is in the primary well.						
DDPC_CTRLDATA / GPP_I8	Display Port C Detected	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Port C is not detected.</p> <p>1 = Port C is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PLTRST# de-asserts.This signal is in the primary well.						




NVRTSA02E 4E SEL








PCI EXPRESS X16 SLOT





PCI EXPRESS x1-PORT




PCI EXPRESS x1-PORT








PCI PULL-UP / DOWN RESISTORS




PCI slot

+3VSB	(wake)	- 375mA
+3VSB	(no wake)	- 20mA
+3.3V		- 7.6A
+5V		- 5A
+12V		- 0.5A















IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

M2 slot for SSD


















HDMI Port






AVL:D0G-05A050C-005
D0G-06A050C-A68








Azalia Codec - ALC662-VD




AUDIO CODE REGULATORS


Trace Width 30mils.




MONO OUT




Audio DE-POP










Front Audio Jack




EMC Request



Gigabit LAN RTL8111GN




SATA3.0




FAN

CPU Fan







System Fan





S-line 42 95W
Vcore loadline=2.1m ohm
VGT loadline=3.1m ohm

output choke :
0.3uH / 0.6m ohm






VCCIO




SKL=0.95V:R148,R368,R369,Q129,Q130 unstuff
CNL=0.9V:R148,R368,R369,Q129,Q130 stuff,R139=11.3K

MICRO-START INT'L CO.,LTD.		
+VCCIO		
Size	Document Number MS-7A06	Rev 1.0
Date:	Tuesday, December 22, 2015	Sheet 30 of 43


ATX Power Connector / Front Panel / LED/DSW




ATX Power On




ATX Power OK




Front Panel Connector




Power Button



HDD LED




Power LED




5VSB Power Switch


Tune ATX_5VSB inrush current to 2A from 4A




VCC3 } VCC5 Discharge Schematic



Buzzer Circuit




Cap For EMI




3VDSW

$V_{out}=0.8*(R1+R2)/R1=3.392\text{ V}$




3V Standby Power

$V_{out}=0.8*((R1+R2)/R1)$
 $=0.8*((10K+32.4)/10)$
 $=3.392V$




5VDUAL

5VDUAL is power source of PCH_1VSB.




5VDIMM FOR DDR



20A



For SATA Power





+1V0_PCH

$$V_{out} = 0.8 * ((R1 + R2) / R1)$$

$$= 0.8 * ((1 + 4.02) / 4.02)$$

$$= 1V$$




 MICRO-START INT'L CO.,LTD.		
Title		
+1V0_PCH		
Size	Document Number	Rev
	MS-7A06	1.0
Date:	Tuesday, December 22, 2015	Sheet 34 of 43

DDR4

$$V_{out} = 0.8 \left[\frac{(R1+R2)}{R2} \right]$$

$$= 0.8 \left(\frac{(1K+2K)}{2K} \right)$$

$$= 1.2V$$




VPP_2.5V

$$V_{out} = 0.6 \left[\frac{(R1+R2)}{R2} \right]$$


$$= 0.6 \left(\frac{(10K+3.16K)}{3.16K} \right)$$

$$= 2.5V$$




DDR4 Termination Power




0.6V - 1.1A - 0.825W




DDR4 I/O power decoupling caps.




USB_EN	+5VUSB
0	0
1	1




PS2_EN	PS2_PWR
0	0
1	1




Front Panel USB Connector For USB Port 2 / 4







Front Panel USB Connector For USB Port 2 / 4



Front Panel USB3.0 Connector For USB Port 1 / 2






10 USB3_RX1_DN >>>
10 USB3_RX1_DP >>>
10 USB3_TX1_C_DP <<<
10 USB3_TX1_C_DN <<<
10 USB3_RX2_DP >>>
10 USB3_RX2_DN >>>
10 USB3_TX2_C_DP <<<
10 USB3_TX2_C_DN <<<



10 USBP5 <=> 1 4 SBD5+
10 USBN5 <=> 2 3 SBD5-
R3C-0000012-W08


co-layer

10 USBP6 <=> 1 4 SBD6+
10 USBN6 <=> 2 3 SBD6-
L11
R3C-0000012-W08




Title			
Rear USB 2.0/3.0			
Size	Document Number		Rev
Custom	MS-7A06		1.0
Date:	Tuesday, December 22, 2015	Sheet	38 of 43


USB power discharge circuit




Power on/down sequencing circuit






Standby Power Discharge Schematic




Manual Parts




PK0-07A0610-G37/PK0-07A0610-E48




Simulation




Mounting Holes



For RF



For EMI



Optics Orientation Holes

Optical Fiducial Marks-120



PCH_GPIO

PCH

GPIO	I/O	Power	Tol	Usage
GPP_A0	I/O	Core	3.3V	KERR#
GPP_A1	I/O	Core	3.3V	LPC_AD0
GPP_A2	I/O	Core	3.3V	LPC_AD1
GPP_A3	I/O	Core	3.3V	LPC_AD2
GPP_A4	I/O	Core	3.3V	LPC_AD3
GPP_A5	I/O	Core	3.3V	LPC_FRAME#
GPP_A6	I/O	Core	3.3V	LPC_SERIRQ
GPP_A7	I/O	Core	3.3V	LPC_DRQ0
GPP_A8	I/O	Core	3.3V	CLKRUN#
GPP_A9	I/O	Core	3.3V	LPC_CLK_24M
GPP_A10	I/O	Core	3.3V	PCI_CLK_24M
GPP_A11	I/O	Standby	3.3V	SIO_PME#
GPP_A12	I/O	Standby	3.3V	EMBUSY#
GPP_A13	I/O	Standby	5V	PCH_SUSWRN#
GPP_A14	I/O	Core	3.3V	SBUS_STAT#
GPP_A15	I/O	Standby	3.3V	PCH_SUSACK#
GPP_A19	I/O	Standby	3.3V	PCH_GPIO19
GPP_A21	I/O	Standby	3.3V	PCH_GPIO21
GPP_A23	I/O	Standby	3.3V	PCH_GPIO23

GPP	IO	Power	Tol	Usage
GPP_B2	IO	Standby	3.3V	PCH_VRALER1#
GPP_B4	IO	Standby	3.3V	PL1_DET#
GPP_B6	IO	Standby	3.3V	POICLKREQ0#
GPP_B7	IO	Standby	3.3V	POICLKREQ0#2
GPP_B10	IO	Standby	3.3V	POICLKREQ0#5
GPP_B13	IO	Standby	3.3V	PLTRST#
GPP_B14	IO	Core	3.3V	SPKR
GPP_B18	IO	Standby	3.3V	REBOOT_STRAP
GPP_B20	IO	Core	3.3V	SM#
GPP_B22	IO	Standby	3.3V	BBB_STRAP
GPP_B23	IO	Standby	3.3V	THERMTRIP_STRAP

GPIO	IO/NC	Power	Tol	Usage
GPP_C0	IO	Standby	3.3V	SMBCLK
GPP_C1	IO	Standby	3.3V	SMBDATA
GPP_C2	IO	Standby	3.3V	TLS_STRAP
GPP_C3	IO	Standby	3.3V	SMU0_CLK
GPP_C4	IO	Standby	3.3V	SMU0_DATA
GPP_C5	IO	Standby	3.3V	ESPI_STRAP
GPP_C6	IO	Standby	3.3V	SMU1_CLK
GPP_C7	IO	Standby	3.3V	SMU1_DATA
GPP_C11	IO	Core	3.3V	PU_PCH_GPP_C_11

GPIO	I/O/NC	Power	Tol	Usage
GPP_D2	Pull Down	NA	NA	PD_PCH_GPP_D_2
GPP_D3	Pull Down	NA	NA	PD_PCH_GPP_D_3
GPP_D14	I/O	Standby	3.3V	PU_FM_LA_TRIGGER#

GPIO	IOINC	Power	Tot	Usage
GPP_E0	I/O	Standby	3.3V	SATAPRO_SSD
GPP_E3	I/O	Standby	3.3V	PCH_CPU_GP0
GPP_E4	I/O	Core	3.3V	DEVSLP0
GPP_E8	I/O	Core	3.3V	SATA_LED0
GPP_E9	I/O	Standby	3.3V	USB_OC#P0
GPP_E10	I/O	Standby	3.3V	USB_OC#1
GPP_E11	I/O	Standby	3.3V	USB_OC#2
GPP_E12	I/O	Standby	3.3V	USB_OC#3

GPI0	I/ONC	Power	Tol	Usage
GPP_F14	I/O	Standby	3.3V	SKT0CC8_C
GPP_F15	I/O	Standby	3.3V	USB_OCP#4
GPP_F16	I/O	Standby	3.3V	USB_OCP#5
GPP_F17	I/O	Standby	3.3V	USB_OCP#6
GPP_F18	I/O	Standby	3.3V	USB_OCP#7
GPP_F22	I/O	Core	3.3V	PCH_GPIO_F22

GPIO	I/O	Power	Tol	Usage
GPP_G0	BOM option	Standby	3.3V	GPP_G0
GPP_G1		Standby	3.3V	GPP_G1
GPP_G2		Standby	3.3V	GPP_G2
GPP_G3	BOM option	Standby	3.3V	GPP_G3
GPP_G4		Standby	3.3V	GPP_G4
GPP_G5		Standby	3.3V	GPP_G5
GPP_G22	I/O	Standby	3.3V	FM_BIOS_IMAGE_SWAP#

GPIO	I/O/NC	Power	Tol	Usage
GPP_H12	I/O	Standby	3.3V	FM_ESPI_FLASH_MODE
GPP_H15	I/O	Standby	3.3V	PGH_GPP_H15
GPP_H18	I/O	Standby	3.3V	PCH_GPP_H18
GPP_H20	I/O	Core	3.3V	CHASSIS_ID1
GPP_H21	I/O	Core	3.3V	CHASSIS_ID2
GPP_H23	I/O	Core	3.3V	CLR_CMOS

GPP0	ID/NC	Power	Tol	Usage
GPP_00	Pull Down	NA	NA	U2_AW4
GPP_11	IO	Standby	3.3V	HDMI_DDI1_HPD
GPP_12	IO	Standby	3.3V	VGA_DDI2_HPD
GPP_13	Pull Down	Standby	3.3V	U2_SBA4
GPP_14	Pull Down	Standby	3.3V	U2_BD7
GPP_15	IO	Standby	3.3V	TP94
GPP_16	IO	Core	3.3V	DDPS_CTRLDATA
GPP_17	IO	Standby	3.3V	HDMI_DDI1_CTRLCLK
GPP_18	IO	Standby	3.3V	HDMI_DDI1_CTRLDATA
GPP_19	IO	Standby	3.3V	TP19
GPP_110	IO	Core	3.3V	DDPO_CTRLDATA

GPIO	IO/NC	Power	Tol	Usage
GPD0	IO	DSW	3.3V	PCH_BATLOW#
GPD1	IO	DSW	3.3V	PCH_ACPRESENT
GPD2	IO	DSW	3.3V	LAN_WAKE#_C
GPD3	IO	DSW	3.3V	PWRBTN#
GPD4	IO	Standby	3.3V	SLP_S3#
GPD5	IO	Standby	3.3V	SLP_S4#
GPD11	IO	DSW	3.3V	LAN_DISABLE#

SIO_GPIO(NCT6793D)

SPIN	STACK	Input/output	PORTS	SPIN	STACK	Input/output	PORTS	SPIN	STACK	Input/output	PORTS
SPIN0	N/A	N/A	N/A	SPIN9	NOISE32000	Input	Pull input	SPIN8	NOISE0	IO	IPT exposed
SPIN1	N/A	N/A	N/A	SPIN10	NOISE15000	Input	Pull input	SPIN7	NOISE1	IO	IPT exposed
SPIN2	N/A	N/A	N/A	SPIN11	NOISE15000	Input	Pull input	SPIN6	NOISE2	IO	IPT exposed
SPIN3	N/A	N/A	N/A	SPIN12	N/A	N/A	N/A	SPIN5	NOISE3	IO	IPT exposed
SPIN4	N/A	N/A	N/A	SPIN13	NOISE15000	Input	IPT exposed	SPIN4	NOISE4	IO	IPT exposed
SPIN5	N/A	N/A	N/A	SPIN14	NOISE15000	Input	IPT exposed	SPIN3	NOISE5	IO	IPT exposed
SPIN6	N/A	N/A	N/A	SPIN15	NOISE15000	Input	IPT exposed	SPIN2	NOISE6	IO	IPT exposed
SPIN7	N/A	N/A	N/A	SPIN16	NOISE15000	Input	IPT exposed	SPIN1	NOISE7	IO	IPT exposed
SPIN8	N/A	N/A	N/A	SPIN17	NOISE15000	Input	IPT exposed	SPIN0	NOISE8	IO	IPT exposed
SPIN9	NOISE32000	Input	Pull input	SPIN18	NOISE15000	Input	IPT exposed	SPIN0	NOISE9	IO	IPT exposed
SPIN10	NOISE15000	Input	Pull input	SPIN19	NOISE15000	Input	IPT exposed	SPIN1	NOISE10	IO	IPT exposed
SPIN11	NOISE15000	Input	Pull input	SPIN20	NOISE15000	Input	IPT exposed	SPIN2	NOISE11	IO	IPT exposed
SPIN12	N/A	N/A	N/A	SPIN21	NOISE15000	Input	IPT exposed	SPIN3	NOISE12	IO	IPT exposed
SPIN13	NOISE15000	Input	IPT exposed	SPIN22	NOISE15000	Input	IPT exposed	SPIN4	NOISE13	IO	IPT exposed
SPIN14	NOISE15000	Input	IPT exposed	SPIN23	NOISE15000	Input	IPT exposed	SPIN5	NOISE14	IO	IPT exposed
SPIN15	NOISE15000	Input	IPT exposed	SPIN24	NOISE15000	Input	IPT exposed	SPIN6	NOISE15	IO	IPT exposed
SPIN16	NOISE15000	Input	IPT exposed	SPIN25	NOISE15000	Input	IPT exposed	SPIN7	NOISE16	IO	IPT exposed
SPIN17	NOISE15000	Input	IPT exposed	SPIN26	NOISE15000	Input	IPT exposed	SPIN8	NOISE17	IO	IPT exposed
SPIN18	NOISE15000	Input	IPT exposed	SPIN27	NOISE15000	Input	IPT exposed	SPIN9	NOISE18	IO	IPT exposed
SPIN19	NOISE15000	Input	IPT exposed	SPIN28	NOISE15000	Input	IPT exposed	SPIN10	NOISE19	IO	IPT exposed
SPIN20	NOISE15000	Input	IPT exposed	SPIN29	NOISE15000	Input	IPT exposed	SPIN11	NOISE20	IO	IPT exposed
SPIN21	NOISE15000	Input	IPT exposed	SPIN30	NOISE15000	Input	IPT exposed	SPIN12	NOISE21	IO	IPT exposed
SPIN22	NOISE15000	Input	IPT exposed	SPIN31	NOISE15000	Input	IPT exposed	SPIN13	NOISE22	IO	IPT exposed
SPIN23	NOISE15000	Input	IPT exposed	SPIN32	NOISE15000	Input	IPT exposed	SPIN14	NOISE23	IO	IPT exposed
SPIN24	NOISE15000	Input	IPT exposed	SPIN33	NOISE15000	Input	IPT exposed	SPIN15	NOISE24	IO	IPT exposed
SPIN25	NOISE15000	Input	IPT exposed	SPIN34	NOISE15000	Input	IPT exposed	SPIN16	NOISE25	IO	IPT exposed
SPIN26	NOISE15000	Input	IPT exposed	SPIN35	NOISE15000	Input	IPT exposed	SPIN17	NOISE26	IO	IPT exposed
SPIN27	NOISE15000	Input	IPT exposed	SPIN36	NOISE15000	Input	IPT exposed	SPIN18	NOISE27	IO	IPT exposed
SPIN28	NOISE15000	Input	IPT exposed	SPIN37	NOISE15000	Input	IPT exposed	SPIN19	NOISE28	IO	IPT exposed
SPIN29	NOISE15000	Input	IPT exposed	SPIN38	NOISE15000	Input	IPT exposed	SPIN20	NOISE29	IO	IPT exposed
SPIN30	NOISE15000	Input	IPT exposed	SPIN39	NOISE15000	Input	IPT exposed	SPIN21	NOISE30	IO	IPT exposed
SPIN31	NOISE15000	Input	IPT exposed	SPIN40	NOISE15000	Input	IPT exposed	SPIN22	NOISE31	IO	IPT exposed
SPIN32	NOISE15000	Input	IPT exposed	SPIN41	NOISE15000	Input	IPT exposed	SPIN23	NOISE32	IO	IPT exposed
SPIN33	NOISE15000	Input	IPT exposed	SPIN42	NOISE15000	Input	IPT exposed	SPIN24	NOISE33	IO	IPT exposed
SPIN34	NOISE15000	Input	IPT exposed	SPIN43	NOISE15000	Input	IPT exposed	SPIN25	NOISE34	IO	IPT exposed
SPIN35	NOISE15000	Input	IPT exposed	SPIN44	NOISE15000	Input	IPT exposed	SPIN26	NOISE35	IO	IPT exposed
SPIN36	NOISE15000	Input	IPT exposed	SPIN45	NOISE15000	Input	IPT exposed	SPIN27	NOISE36	IO	IPT exposed
SPIN37	NOISE15000	Input	IPT exposed	SPIN46	NOISE15000	Input	IPT exposed	SPIN28	NOISE37	IO	IPT exposed
SPIN38	NOISE15000	Input	IPT exposed	SPIN47	NOISE15000	Input	IPT exposed	SPIN29	NOISE38	IO	IPT exposed
SPIN39	NO			SPIN48	NOISE15000	Input	IPT exposed	SPIN30	NOISE39	IO	IPT exposed
SPIN40	NOISE15000	Input	IPT exposed	SPIN49	NOISE15000	Input	IPT exposed	SPIN31	NOISE40	IO	IPT exposed
SPIN41	NOISE15000	Input	IPT exposed	SPIN50	NOISE15000	Input	IPT exposed	SPIN32	NOISE41	IO	IPT exposed
SPIN42	NOISE15000	Input	IPT exposed	SPIN51	NOISE15000	Input	IPT exposed	SPIN33	NOISE42	IO	IPT exposed
SPIN43	NOISE15000	Input	IPT exposed	SPIN52	NOISE15000	Input	IPT exposed	SPIN34	NOISE43	IO	IPT exposed
SPIN44	NOISE15000	Input	IPT exposed	SPIN53	NOISE15000	Input	IPT exposed	SPIN35	NOISE44	IO	IPT exposed
SPIN45	NOISE15000	Input	IPT exposed	SPIN54	NOISE15000	Input	IPT exposed	SPIN36	NOISE45	IO	IPT exposed
SPIN46	NOISE15000	Input	IPT exposed	SPIN55	NOISE15000	Input	IPT exposed	SPIN37	NOISE46	IO	IPT exposed
SPIN47	NOISE15000	Input	IPT exposed	SPIN56	NOISE15000	Input	IPT exposed	SPIN38	NOISE47	IO	IPT exposed
SPIN48	NOISE15000	Input	IPT exposed	SPIN57	NOISE15000	Input	IPT exposed	SPIN39	NOISE48	IO	IPT exposed
SPIN49	NOISE15000	Input	IPT exposed	SPIN58	NOISE15000	Input	IPT exposed	SPIN40	NOISE49	IO	IPT exposed
SPIN50	NOISE15000	Input	IPT exposed	SPIN59	NOISE15000	Input	IPT exposed	SPIN41	NOISE50	IO	IPT exposed
SPIN51	NOISE15000	Input	IPT exposed	SPIN60	NOISE15000	Input	IPT exposed	SPIN42	NOISE51	IO	IPT exposed
SPIN52	NOISE15000	Input	IPT exposed	SPIN61	NOISE15000	Input	IPT exposed	SPIN43	NOISE52	IO	IPT exposed
SPIN53	NOISE15000	Input	IPT exposed	SPIN62	NOISE15000	Input	IPT exposed	SPIN44	NOISE53	IO	IPT exposed
SPIN54	NOISE15000	Input	IPT exposed	SPIN63	NOISE15000	Input	IPT exposed	SPIN45	NOISE54	IO	IPT exposed
SPIN55	NOISE15000	Input	IPT exposed	SPIN64	NOISE15000	Input	IPT exposed	SPIN46	NOISE55	IO	IPT exposed
SPIN56	NOISE15000	Input	IPT exposed	SPIN65	NOISE15000	Input	IPT exposed	SPIN47	NOISE56	IO	IPT exposed
SPIN57	NOISE15000	Input	IPT exposed	SPIN66	NOISE15000	Input	IPT exposed	SPIN48	NOISE57	IO	IPT exposed
SPIN58	NOISE15000	Input	IPT exposed	SPIN67	NOISE15000	Input	IPT exposed	SPIN49	NOISE58	IO	IPT exposed
SPIN59	NOISE15000	Input	IPT exposed	SPIN68	NOISE15000	Input	IPT exposed	SPIN50	NOISE59	IO	IPT exposed
SPIN60	NOISE15000	Input	IPT exposed	SPIN69	NOISE15000	Input	IPT exposed	SPIN51	NOISE60	IO	IPT exposed
SPIN61	NOISE15000	Input	IPT exposed	SPIN70	NOISE15000	Input	IPT exposed	SPIN52	NOISE61	IO	IPT exposed
SPIN62	NOISE15000	Input	IPT exposed	SPIN71	NOISE15000	Input	IPT exposed	SPIN53	NOISE62	IO	IPT exposed
SPIN63	NOISE15000	Input	IPT exposed	SPIN72	NOISE15000	Input	IPT exposed	SPIN54	NOISE63	IO	IPT exposed
SPIN64	NOISE15000	Input	IPT exposed	SPIN73	NOISE15000	Input	IPT exposed	SPIN55	NOISE64	IO	IPT exposed
SPIN65	NOISE15000	Input	IPT exposed	SPIN74	NOISE15000	Input	IPT exposed	SPIN56	NOISE65	IO	IPT exposed
SPIN66	NOISE15000	Input	IPT exposed	SPIN75	NOISE15000	Input	IPT exposed	SPIN57	NOISE66	IO	IPT exposed
SPIN67	NOISE15000	Input	IPT exposed	SPIN76	NOISE15000	Input	IPT exposed	SPIN58	NOISE67	IO	IPT exposed
SPIN68	NOISE15000	Input	IPT exposed	SPIN77	NOISE15000	Input	IPT exposed	SPIN59	NOISE68	IO	IPT exposed
SPIN69	NOISE15000	Input	IPT exposed	SPIN78	NOISE15000	Input	IPT exposed	SPIN60	NOISE69	IO	IPT exposed
SPIN70	NOISE15000	Input	IPT exposed	SPIN79	NOISE15000	Input	IPT exposed	SPIN61	NOISE70	IO	IPT exposed
SPIN71	NOISE15000	Input	IPT exposed	SPIN80	NOISE15000	Input	IPT exposed	SPIN62	NOISE71	IO	IPT exposed
SPIN72	NOISE15000	Input	IPT exposed	SPIN81	NOISE15000	Input	IPT exposed	SPIN63	NOISE72	IO	IPT exposed
SPIN73	NOISE15000	Input	IPT exposed	SPIN82	NOISE15000	Input	IPT exposed	SPIN64	NOISE73	IO	IPT exposed
SPIN74	NOISE15000	Input	IPT exposed	SPIN83	NOISE15000	Input	IPT exposed	SPIN65	NOISE74	IO	IPT exposed
SPIN75	NOISE15000	Input	IPT exposed	SPIN84	NOISE15000	Input	IPT exposed	SPIN66	NOISE75	IO	IPT exposed
SPIN76	NOISE15000	Input	IPT exposed	SPIN85	NOISE15000	Input	IPT exposed	SPIN67	NOISE76	IO	IPT exposed
SPIN77	NOISE15000	Input	IPT exposed	SPIN86	NOISE15000	Input	IPT exposed	SPIN68	NOISE77	IO	IPT exposed
SPIN78	NOISE15000	Input	IPT exposed	SPIN87	NOISE15000	Input	IPT exposed	SPIN69	NOISE78	IO	IPT exposed
SPIN79	NOISE15000	Input	IPT exposed	SPIN88	NOISE15000	Input	IPT exposed	SPIN70	NOISE79	IO	IPT exposed
SPIN80	NOISE15000	Input	IPT exposed	SPIN89	NOISE15000	Input	IPT exposed	SPIN71	NOISE80	IO	IPT exposed
SPIN81	NOISE15000	Input	IPT exposed	SPIN90	NOISE15000	Input	IPT exposed	SPIN72	NOISE81	IO	IPT exposed
SPIN82	NOISE15000	Input	IPT exposed	SPIN91	NOISE15000	Input	IPT exposed	SPIN73	NOISE82	IO	IPT exposed
SPIN83	NOISE15000	Input	IPT exposed	SPIN92	NOISE15000	Input	IPT exposed	SPIN74	NOISE83	IO	IPT exposed
SPIN84	NOISE15000	Input	IPT exposed	SPIN93	NOISE15000	Input	IPT exposed	SPIN75	NOISE84	IO	IPT exposed
SPIN85	NOISE15000	Input	IPT exposed	SPIN94	NOISE15000	Input	IPT exposed	SPIN76	NOISE85	IO	IPT exposed
SPIN86	NOISE15000	Input	IPT exposed	SPIN95	NOISE15000	Input	IPT exposed	SPIN77	NOISE86	IO	IPT exposed
SPIN87	NOISE15000	Input	IPT exposed	SPIN96	NOISE15000	Input	IPT exposed	SPIN78	NOISE87	IO	IPT exposed
SPIN88	NOISE15000	Input	IPT exposed	SPIN97	NOISE15000	Input	IPT exposed	SPIN79	NOISE88	IO	IPT exposed
SPIN89	NOISE15000	Input	IPT exposed	SPIN98	NOISE15000	Input	IPT exposed	SPIN80	NOISE89	IO	IPT exposed
SPIN90	NOISE15000	Input	IPT exposed	SPIN99	NOISE15000	Input	IPT exposed	SPIN81	NOISE90	IO	IPT exposed
SPIN91	NOISE15000	Input	IPT exposed					SPIN82	NOISE91	IO	IPT exposed
SPIN92	NOISE15000	Input	IPT exposed					SPIN83	NOISE92	IO	IPT exposed
SPIN93	NOISE15000	Input	IPT exposed					SPIN84	NOISE93	IO	IPT exposed
SPIN94	NOISE15000	Input	IPT exposed					SPIN85	NOISE94	IO	IPT exposed
SPIN95	NOISE15000	Input	IPT exposed					SPIN86	NOISE95	IO	IPT exposed
SPIN96	NOISE15000	Input	IPT exposed					SPIN87	NOISE96	IO	IPT exposed
SPIN97	NOISE15000	Input	IPT exposed					SPIN88	NOISE97	IO	IPT exposed
SPIN98	NOISE15000	Input	IPT exposed					SPIN89	NOISE98	IO	IPT exposed
SPIN99	NOISE15000	Input	IPT exposed					SPIN90	NOISE99	IO	IPT exposed

DDR3L DIMM Config

DEVICE	ADDRESS(SA1:SA0)	CLOCK
DIMM 1	00	MEM_MA_CLK_H0/L0 MEM_MA_CLK_H1/L1
DIMM 2	10	MEM_MB_CLK_H0/L0 MEM_MB_CLK_H1/L1


0C change 1.0

Change VGA Chip IT6515 to IT6516

Add C826,C827,C828,C829,C830,C831,R872,R873,R874,R219,R232,R875,U30

Remove C221,C222,C198,C204,C205,C209,C215,C216,D11,Q41,R191,R221,R228,R186,R196,R187,R190,R193,U20,R198

Change F3,F4,F5,F6,Q5



MICRO-START INT'L CO.,LTD.

Title

History

Size

Document Number

Rev

MS-7A06

1.0

Date:

Tuesday, December 22, 2015

Sheet

43

of

43